hpc-ch is glad to announce a talk and round table discussion by Mike Patterson, Senior Power and Thermal Architect at Intel Corporation:
Intel´s view on Data Center design and efficiency, challenges today and in the future – The focus lays on how to measure the efficiency and how the Datacenter owner can reduce their energy use, or apply more of it to the computational workload; Mike Patterson
April 9th, 12:00-14:30
ETH Zurich, Rämistrasse 101, 8006 Zurich
in the Building/Room HG F 33.1
The detailed agenda is available online or as PDF: Agenda Round Table Patterson Intel.
Michael K Patterson is a Senior Power and Thermal Architect working in the Eco-Technology Program Office in the Intel Architecture Group at Intel Corporation, Hillsboro, OR, where he works on power and thermal solutions for Intel´s next-generation server, client, storage, and communications products. The work covers silicon level activity, through platform and rack level solutions, and on up to interface with Data Center power and cooling technologies. He did his undergraduate work at Purdue University, received his MS degree in Management from Rensselaer Polytechnic Institute, and was awarded his MS and PhD in Mechanical Engineering from the University of Vermont. His current technical interests include advanced closed-loop cooling systems, server power and thermal management technologies, server/datacenter interaction, and high density data center concepts. He has been with Intel for 17 years. He is a registered Professional Engineer. He is the Chairman of the Data Center Technology and Strategy Committee for the Green Grid. He is also a member of ASHRAE TC 9.9 and ASME.
The talk is open to all members and guest of hpc-ch.
To attend please register by sending an e-mail to delorenzi (at) cscs.ch until April 5th.
We would like to thank Anne Koessler of Intel Switzerland for having invited Mike to Switzerland for this round table.
We hope to meet many of you at this very interesting meeting.
For the organization committee
Michele De Lorenzi (CSCS) and
Vittoria Rezzonico (EPF Lausanne)
Tags: Conference, Data Center Efficiency, Intel, Patterson
Intel Prototypes Low-Power Circuits
Technology Review (03/23/10) Bourzac, Katherine
Intel researchers have developed a prototype chip that operates in a low-power yet error-prone mode, but can detect and correct its errors. The researchers say this approach is 37 percent more power efficient compared with running in conventional mode and offers comparable performance. To compensate for the errors that occur while running at low voltage, Intel has developed a strategy known as resilient circuits. The prototype chip runs at low voltage, and when an error occurs, a calculation is done at high voltage to correct it. “When you have to correct an error, and reexecute a process more slowly, there is a tiny penalty,” says Intel’s Wen-Hann Wang. However, laboratory tests have shown the chip can either save 37 percent on power consumption, or operate 21 percent faster at a given power level. “They push it as close to the danger zone as they can, and things sometimes go bad, and they correct for it, which is very clever,” says Rice University professor Krishna Palem.
View Full Article
Scientists Achieve New World Record in Energy-Efficient Data Processing
Oneindia News (03/26/2010)
Computer scientists from Frankfurt’s Goethe University and the Karlsruhe Institute of Technology (KIT) have set a new world record in energy-efficient data processing. The new system improved on the work of a Stanford University team by a factor of three to four. Ph.D. candidates Johannes Singler and Andreas Beckmann used Intel Atom processors for the data processing system rather than server processors that use more power. Their lower processing power compared to server systems was compensated by the usage of highly efficient algorithms. Moreover, the team used solid state disks, which are faster and use less power, rather than hard drives. The data processing system sorted data amounts of 10 GB, 100 GB and 1 TB, respectively, consisting of datasets with 100 bytes each. When sorting 1 TB of data, the system only spent 0.2 kWh. “In the long run, many small, power-efficient and cooperating systems are going to replace the so far used, heavy weighted ones,” says professor Peter Sanders from KIT, a supervisor of Singler and Beckmann.
View Full Article